Euro-Par 2006 Logo
Title:Euro-Par 2006 in Dresden, Germany; Picture of Dresden: DWT/Dittrich
Embedded Parallel Systems

Topic18 as .pdf
Topic18 as .txt


Multi-processor systems implemented in System-on-a-Chip technology (MPSoC) are emerging for processing embedded applications such as consumer electronics, mobile phones, computer graphics, and medical imaging, to name a few. Contrary to cluster and grid processing, their design and required compilation techniques are driven by multiple conflicting design objectives simultaneously such as power consumption, speed, monetary cost, and physical as well as memory size. Here, new specification techniques, special parallelization and mapping techniques are needed in order to embed computations optimally into the parallel architecture. Particularly welcome are also new and emerging architecture concepts ranging from fine-grain to coarse-grain parallel SoC architectures with focus on dynamic programmability or reconfigurability. Finally, case studies of embedded, highly-parallel applications are greatly welcome.


  • System-on-a-Chip/Multithreaded Architecture Design
  • Low Power Compilation and Architecture Design
  • Interconnection Structures of Processors and Memory Modules
  • Reconfigurabilty versus Programmability
  • Multi-processor based Reconfigurable Architectures
  • Processors with tightly coupled Reconfigurable Hardware
  • Modeling and Simulation Techniques for MPSoC
  • Memory/Performance/Cost Analysis, Estimation
  • Architecture/Compiler Co-Design
  • Embedded, Higly-Parallel Applications
  • Parallelization and Mapping Techniques for MPSoC

Global Chair

Local Chair

Prof. Dr. Stefanos Kaxiras
University of Patras
Department of Electrical and Comp. Eng.
Patras, Greece
Prof. Dr. Jürgen Teich
University of Erlangen-Nuremberg
Dept.of Computer Science
Erlangen, Germany

Vice Chair

Vice Chair

Dr. Toomas Plaks
South Bank University
School of Computing, Information
Systems and Mathematics
London, UK
Dr. Krisztian Flautner
ARM, Ltd